Logo image
Open Research University homepage
Surrey researchers Sign in
Physical Compact Model for Source-Gated Transistors for DC Application
Journal article   Open access   Peer reviewed

Physical Compact Model for Source-Gated Transistors for DC Application

Patryk Golec, Eva Bestelink, Radu A Sporea and Benjamin Iniguez
IEEE transactions on electron devices, Vol.72(3), pp.952-958
03/2025

Abstract

Index Terms— compact model Schottky barrier source- gated transistor thin-film transistor
— We present the first physical compact model for an amorphous Silicon source-gated transistor with variable Schottky barrier height. A previously published empirical compact model and TCAD model of a source-gated transistor are used to identify dominant effects present. The compact model is then validated on real device measurements. The compact model aims to operate under common conditions and typically desirable regimes of operation for a source gated transistor, such as the flat saturation regime occurring at a particularly low saturation voltage. The dominant injection mechanisms occur through thermionic and thermionic-filed emission, which are the contact effects present in a source-gated transistor. Thermionic emission tends to be dominant under most common conditions. The model is suitably accurate to be used as a representation of a source-gated transistor in a SPICE simulation. This can be seen as a first step toward analog circuit design with source-gated transistors as compact models enable circuit designers to utilize new and unique devices.
pdf
TED paper clean2.11 MBDownloadView
Author's Accepted Manuscript CC BY V4.0 Open Access

Metrics

Details

Logo image

Usage Policy