Surrey researchers Sign in
Performance trade-offs in polysilicon source-gated transistors
Journal article   Open access  Peer reviewed

Performance trade-offs in polysilicon source-gated transistors

RA Sporea, JM Shannon, SRP Silva, MJ Trainor, ND Young and X Guo
Solid-State Electronics, Vol.65-66(1), pp.246-249
11/2011

Abstract

pdf
SSE_ESSDERC_4086_2010_Sporea_corrected_Symplectic1.51 MBDownloadView
Text Open Access
url
http://dx.doi.org/10.1016/j.sse.2011.06.010View
Published (Version of record)

Metrics

92 File views/ downloads
37 Record Views

Details

Usage Policy