Surrey researchers Sign in
Formal verification of fault-tolerant software design: the CSP approach
Journal article   Open access  Peer reviewed

Formal verification of fault-tolerant software design: the CSP approach

WL Yeung and SA Schneider
MICROPROCESS MICROSY, Vol.29(5), pp.197-209
01/06/2005

Abstract

fault tolerance formal verification model checking software design RECOVERY BLOCKS SPECIFICATION

Software design techniques for tolerating both hardware and software faults have been developed over the past few decades. Paradoxically, it is essential that fault-tolerant software is designed with the highest possible rigour to prevent faults in itself. Such rigour is provided by formal methods and aided by model checking. We illustrate an approach to fault-tolerant software design based on communicating sequential processes through a running example.

pdf
fulltext311.97 kBDownloadView
Text Open Access

Metrics

183 File views/ downloads
23 Record Views

Details

Usage Policy