Abstract
This paper investigates the electrical properties and the carrier transport mechanisms of nanometer-scale ultra-thin channel (≤3.0nm) poly-Si transistors to be guidelines for future process on device optimization and modeling. Devices used for the study are fabricated with a precise control over the film thickness down to sub-nanometer scale. © 2006 IEEE.