Surrey researchers Sign in
An Efficient Hardware Architecture for Multilayer Spiking Neural Networks
Conference presentation   Open access  Peer reviewed

An Efficient Hardware Architecture for Multilayer Spiking Neural Networks

Yuling Luo, Lei Wan, Junxiu Liu and Yi Cao
Neural Information Processing 24th International Conference, ICONIP 2017 Guangzhou, China, November 14–18, 2017 Proceedings, Part III
Springer International Publishing
The 24th International Conference on Neural Information Processing (ICONIP 2017) (Guanzhou, China, 14/11/2017 - 18/11/2017)
18/11/2017

Abstract

Spiking neural networks; Hardware architecture; FPGA
pdf
An Efficient Hardware Architecture for Multilayer Spiking Neural Networks397.50 kBDownloadView
Text Open Access
url
https://doi.org/10.1007/978-3-319-70090-8_83View
Published (Version of record)
url
http://www.iconip2017.org/View
Organisation

Metrics

741 File views/ downloads
41 Record Views

Details

Usage Policy